

Grounding to Control Noise and EMI

IPC Midwest Conference & Expo
Schaumburg, IL
September 26th, 2007

Rick Hartley

L-3 Avionics Systems

richard.hartley@L-3com.com

Read - Understand Truth

Those who never retract their
opinions love themselves
more than they love truth. -
Joseph Joubert,
essayist
(1754-1824)


Read Books Not IC App Notes

Circuit Application notes
produced by IC manufac-
turers should be assumed
Wrong until Proven Right!

Lee W. Ritchey

Signal Return Paths

- Transmission Line -
 - Any Pair or Wires or Conductors used to Move Energy From point A to point B
 - Usually of Controlled Size and in a Controlled Dielectric to create a Controlled Impedance (Z_0).



Evenly Distributed R, L, G & C – $Z_0 = \sqrt{\frac{R + j\omega L}{G + j\omega C}}$



Signal Return Paths

Capacitance is formed by 2
conductive surfaces separated by an
insulator.

Control Electric Field in Transmission
Line by maintaining tight coupling
between the Trace and Return Path.

Inductance is property of a circuit
which allows Energy Storage in a
Field Induced by Current Flow.

Tight coupling between forward and
return path are secret to lowering
Inductance in Circuit.




Signal Return Paths

- 2 Layer Microwave Style PC Board -

L1- Routed Signal, routed Power and poured Ground copper.


L2- Ground.



Where does signal's return current flow?

Signal Return Paths

Digital Square Wave - Time Domain




$$F_0 = 1/T$$

$$F_1 = 1/(\pi T_d)$$

$$F_2 = 1/(\pi T_r)$$

Frequency Domain



Signal Return Paths

- Highest Frequency of Dig Sig IS NOT the Clock.
- IS Frequency of the High Harmonics necessary to create the Fast Rising Edges of the Signal.
- Called Maximum Pulse Frequency.

$$F(\text{freq-GHz}) = .50 / \text{Tr}(\text{rise/fall time-nSec}^*)$$


* (Tr = 10-90% (Typical))

* (Tf = 10-90% (Typical))


- Digital Frequency Bandwidth is from Clock to Maximum Pulse Frequency.

Signal Return Paths

- When moving signals between layers, route on either side of the same plane, as much as possible!!!





- When moving signals between 2 Gnd planes, use a transfer (stitching) via VERY near the signal via.




Signal Return Paths

- When routing signals from Power to Ground, Return energy will transfer as follows -



Signal Return Paths




- With a second, un-split plane TIGHTLY coupled ($<.008''$) to the split plane, the return energy can capacitively couple from the split plane to the whole plane and back again.
- If both planes of a pair are split, don't cross at ANY frequency.

Signal Return Paths

Return Path equally important in IC Package.

F1120 had 5X greater noise level than FF148 -


Xilinx Virtex-4 FF148



Returns spread evenly

(Source: BGA Crosstalk - Dr. Howard Johnson)

Altera Stratix II F1120




Many regions
devoid of returns

Signal Return Paths

Return Path equally important in Connectors.

Conventional Connectors w/Digital Signals-

- Proper Pin Assignment to prevent Cross Coupling and Common Mode Noise:



Signal Return Paths

- At this point it should be apparent that -
- 1) We **MUST** control the forward and return path of all Transmission Lines (Trace and Return Plane).
 - 2) We **MUST** create as much Interplane Capacitance in PCBs as reasonably Possible.

How do we do this???

Signal Return Paths

Four(4) Layer Digital Designs

- (A) ----Ground-----
 ----Sig/Pwr----
 ----Sig/Pwr----
 ----Ground-----

- (B) ----Sig/Poured Pwr-----
 -----Ground-----
 -----Ground-----
 ----Sig/Poured Pwr-----

Signal Return Paths

Six(6) Layer Digital Designs

-Short Sig/Pwr-

----Sig/Gnd-----

-----Power-----

----Ground-----

----Sig/Pwr-----

-Short Sig/Gnd-

----Sig/Pwr-----

----Ground-----

----Sig/Pwr-----

----Sig/Gnd-----

-----Power-----

----Sig/Gnd-----

Signal Return Paths

Six(6) Layer Designs to AVOID

-----Signal-----

-----Signal-----

----Ground-----

-----Power-----

-----Signal-----

-----Signal-----

-----Signal-----

-----Power-----

-----Signal-----

-----Signal-----

----Ground-----

-----Signal-----

Signal Return Paths

Eight(8) Layer Digital Designs

----Signal-----

---Ground-----

----Signal-----

----Power-----

---Ground-----

----Signal-----

---Ground-----

----Signal-----

---Sig/Pwr-----

---Ground-----

---Sig/Pwr-----

---Ground-----

----Power-----

---Sig/Gnd-----

----Power-----

---Sig/Gnd-----

Signal Return Paths

Eight(8) Layer Digital Designs

---Sig/Gnd----	---Sig/Gnd----	---Ground----
----Power-----	----Power-----	----Signal-----
---Ground-----	---Ground-----	----Signal-----
----Signal-----	---Sig/Pwr----	----Power-----
		---Ground----
----Signal-----	---Sig/Pwr----	----Signal-----
---Ground-----	---Ground-----	----Signal-----
----Power-----	----Power-----	---Ground----
---Sig/Gnd----	---Sig/Gnd ----	

Signal Return Paths

Eight(8) Layer Designs to AVOID

----Signal----	----Signal----	----Signal----
----Signal----	----Signal----	----Power----
----Signal----	----Power----	----Signal----
----Power----	----Signal----	----Signal----
---Ground---	----Signal----	----Signal----
----Signal----	---Ground---	----Signal----
----Signal----	----Signal----	---Ground---
----Signal----	----Signal----	----Signal----

Signal Return Paths

- Board Stack Basics:
 - Signal Layers MUST be placed One Dielectric Layer away from Plane for Best Control of Impedance and Noise.
 - Outer Layers have Poorest Impedance Control and Poorest Cross Talk Control.
 - Plane Pairs give Highest Interplane Capacitance (Critical for EMI).
 - Copper Pours on all Layers (assign as Alternating Power and Ground) increase Interplane Capacitance.
 - Copper Pours help to Balance Board for lower fabrication cost.

Signal Return Paths

- IC Selection:
 - Paired Power/Ground Pins (Avoid ICs with Corner Power Pins).
 - Lowest Vcc Level that Satisfies Circuit Needs (i.e- 3.3v vs 5v, 1.8v vs 3.3v).
 - Dedicated Return Pins for Critical Signals.
 - Power & Ground Plane Pairs on Internal PCB.
 - Internal Decoupling Capacitors.
 - Direct Chip Attachment, Not Bond Wire (Limited Availability).