

# Influence of Pd Thickness on Micro Void Formation of Solder Joints in ENEPIG Surface Finish

Dong-Won Shin, Jin-Woo Heo, Yeonseop Yu, Jong-Soo Yoo, Pyoung-Woo Cheon, Seon-Hee Lee  
Samsung Electro-Mechanics Co., Ltd.  
Daejeon, Republic of Korea

## Abstract

We investigated the micro-void formation of solder joints after reliability tests such as preconditioning (precon) and thermal cycle (TC) by varying the thickness of Palladium (Pd) in Electroless Nickel / Electroless Palladium / Immersion Gold (ENEPIG) surface finish. We used lead-free solder of Sn-1.2Ag-0.5Cu-Ni (LF35). We found multiple micro-voids of less than 10  $\mu\text{m}$  line up within or above the intermetallic compound (IMC) layer. The number of micro-voids increased with the palladium (Pd) layer thickness. Our results revealed that the micro-void formation should be related to (Pd, Ni) $\text{Sn}_4$  phase resulted from thick Pd layer. We propose that micro-voids may form due to either entrapping of volatile gas by (Pd, Ni) $\text{Sn}_4$  or creeping of (Pd, Ni) $\text{Sn}_4$ .

## 1. Introduction

There are many factors that affect the solder joint reliability in the commercial electronic packaging. Voids, especially, micro-voids recently get more attention from industry because the line and space becomes finer and voids may have more potential to affect the solder joint reliability. Voiding in solder joint reliability heavily depends on the solder materials and the surface finish.

In the case of solder materials, the use of lead in electronics is diminishing as the concerns on environmental issues are increasing. In particular, the European Union Waste Electrical and Electronic Equipment Directive (WEEE) and Restriction of Hazardous Substances Directive (RoHS) came into effect prohibiting the intentional addition of lead to most consumer electronics produced in the EU in 2006. Lead-free solders may contain tin, copper, silver and traces of other metals such as bismuth, indium, zinc and antimony. Tin-silver-copper alloys (Sn-Ag-Cu) are widely used in commercial electronic packaging.

In the surface finish, new materials have also been adopted in electronic packaging. Electroless Nickel/ Immersion Gold (ENIG) has been commonly used as a surface finish. But it has a problem in solder joint reliability, which is caused by Ni corrosion during immersion gold deposition [1-6]. ENEPIG has been applied to printed circuit board (PCB) for electronic packaging to overcome the weak point of ENIG by adding Pd layer between Ni and Au. The Pd layer is known to prevent Ni from corrosion and to act as a barrier for Ni diffusion into solder during reflow, which results in continuous IMC layer [7-11]. Another advantage of ENEPIG over ENIG is the cost reduction caused by substituting palladium for some of expensive gold.

Although Pd layer plays an important role in solder joint reliability, there have been a few of researches on the Pd layer, especially on the optimum thickness for solder joint reliability. Among them, W.H. Wu reported that thick Pd layer had a detrimental effect on the solder joint strength [9].

In the present study, we focused on the relation between micro-void formation and the Pd thickness among many factors for solder joint reliability. Micro-voids can have profound effect on the solder joint reliability in case that they reside around the IMC layer and form a continuous layer.

## 2. Experimental procedures

We prepared ENEPIG surface finish on ball grid array (BGA) circuit boards that have ball pads as depicted in Figure 1. The diameter of the pad was 300  $\mu\text{m}$ . The thicknesses of Ni and Au were  $4.5 \pm 0.5 \mu\text{m}$  and  $0.14 \pm 0.04 \mu\text{m}$ , respectively. We varied the thickness of the Pd layer from 0.08 to 0.32  $\mu\text{m}$  as summarized in Table 1.

We attached LF35 type solder balls of 250  $\mu\text{m}$  in diameter on the ENEPIG pads. The test specimens were reflowed in reflow oven under nitrogen atmosphere with a peak temperature of 260  $^{\circ}\text{C}$ .

We carried out the precon test (85 °C/85% RH/3h + reflow 3 times) and the precon followed by TC test (-55 °C ~125 °C, 15 min) for every test specimen.




Figure 1 - Schematic diagram of solder joint between a solder ball and ENEPIG surface finish.

Table 1 - Summary of test specimens.

Specimen	Ni, μm	Pd, μm	Au, μm
A	4.5±0.5	0.08±0.04	0.14±0.04
B	4.5±0.5	0.16±0.04	0.14±0.04
C	4.5±0.5	0.25±0.04	0.14±0.04
D	4.5±0.5	0.32±0.04	0.14±0.04

The test specimens were cold mounted using epoxy molding compound and cross-sectioned through a row of solder balls. They were mechanically polished with increasingly finer silicon carbide abrasive papers. The polished specimens were sometimes chemically etched using an etchant (10% hydrochloric acid + 90% methanol) to reveal the morphology of IMC.

We employed an optical microscope, a scanning electron microscope (SEM) with a field-emission gun and a focused ion beam (FIB) to analyze the micro-structure of the solder joint. We performed phase identification using energy dispersive X-ray spectroscopy (EDS) and SEM.

### 3. Results and Discussions

Figure 2 shows the morphology of solder joint and the composition of IMC for specimen ‘B’ after a reflow. The ratio of the atomic percentage of (Cu+Ni) to Sn in the IMC is very close to 6:5, which suggests that the phase of IMC should be (Cu,Ni)<sub>6</sub>Sn<sub>5</sub>. Micro-voids were not frequently observed before reliability tests.





Figure 2 - Cross-sectional analysis of solder joint after a reflow. (a) a SEM micrograph for specimen ‘B’, (b) an EDS result obtained from the IMC layer indicated by the red cross in (a).


Figure 3 compares the morphological changes after reliability tests for specimen ‘B’, ‘C’ and ‘D’. It shows that the number of micro-voids increases with the Pd thickness after precon and precon+TC 200 cycles. The micro-voids lined up at the boundary between the Ni layer and solder. The micro-voids were mostly spherical and less than 10  $\mu\text{m}$  in diameter.



**Figure 3 - Cross-sectional optical micrographs acquired from (a) specimen ‘B’ after precon, (b) specimen ‘B’ after precon+ TC 200 cycles, (c) specimen ‘C’ after precon, (d) specimen ‘C’ after precon+TC 100 cycles, (e) specimen ‘D’ after precon, (f) specimen ‘D’ after Precon+TC 100 cycles.**


Cross-sectional FIB micrographs also indicates that there are micro-voids right above the  $(\text{Cu}, \text{Ni})_6\text{Sn}_5$  phase as shown in Figure 4(c). The micro-voids appear when the Pd thickness is greater than 0.16  $\mu\text{m}$ . The size of the micro-voids was less than 1  $\mu\text{m}$  when the Pd thickness was 0.25  $\mu\text{m}$ . Another important change in the morphology as the Pd thickness increases is the occurrence of another phase above  $(\text{Cu}, \text{Ni})_6\text{Sn}_5$  layer.

EDS analysis identified the phase as  $(\text{Pd}, \text{Ni})\text{Sn}_4$  as shown in Figure 5. We observed both micro-voids and  $(\text{Pd}, \text{Ni})\text{Sn}_4$  when the Pd layer is thicker than 0.16  $\mu\text{m}$ .  $(\text{Pd}, \text{Ni})\text{Sn}_4$  phase is known to form during reflow and to be dispersed in the solder [9, 10]. The microstructure of  $(\text{Pd}, \text{Ni})\text{Sn}_4$  is basically same as that of  $\text{PdSn}_4$ , which is the phase formed in Pd-Sn diffusion couple [12, 13, 14].




**Figure 4 - Cross-sectional FIB micrographs obtained from (a) specimen ‘A’ after precon+TC 100 cycles, (b) specimen ‘B’ after precon+TC 100 cycles, (c) specimen ‘C’ after precon.**

A few of micro-voids existed even before the reliability test and the location of micro-voids was same before and after the reliability tests. Our results indicate that (Pd, Ni)Sn<sub>4</sub> seems to be related to micro-void formation.



**Figure 5 – (a) Cross-sectional micrograph of solder joint after a reflow for specimen 'B', (b) EDS analysis results obtained from the points marked in (a).**


We can consider two possible mechanisms for micro-void formation with thick Pd layer. One is entrapping of volatile gas in the solder. Volatile gas mainly results from flux outgassing during reflow and usually escapes from the solder. But (Pd, Ni)Sn<sub>4</sub> can block the movement of the gas as depicted in Figure 66. Similar voiding was observed in flash-gold finished component joints by W. Peng et al. [15]. They proposed that solid AuSn<sub>4</sub> phase can increase the viscosity of the molten solder and restrict the egress of gasses from solder during reflow. P. Viswanadham also reported that the voiding increased with Au content in Sn-Pb solder joints [16]. Similar voiding can be expected because the structure of PdSn<sub>4</sub> is similar to that of AuSn<sub>4</sub> [17].



**Figure 6 - Schematic diagram of void entrapping by (Pd, Ni)Sn<sub>4</sub>.**

Another explanation is the void formation by creep of (Pd, Ni)Sn<sub>4</sub>. The main deformation regime in Sn-based solder joints is known to be creep because of high homologous temperature ( $T_H$ ) defined by  $T_H = T_{Use}/T_m$ , where  $T_{Use}$  is the temperature (K) at use and  $T_m$  is the melting temperature (K) [18]. When (Pd, Ni)Sn<sub>4</sub> boarded by Sn grains moves by grain boundary

sliding, voids can form at the grain boundary as described in Figure 7. Such voids are usually filled by atomic diffusion through grain boundary. But micro-voids can form in the case of cyclic deformation such as TC. Both (Pd, Ni)Sn<sub>4</sub> and Sn can be prone to creep because their melting temperatures are relatively low considering conventional operating conditions, which ranges from 25 °C to 100 °C. The homologous temperature for (Pd, Ni)Sn<sub>4</sub> at room temperature is greater than 0.5T<sub>m</sub> because the melting temperature (T<sub>m</sub>) is 295 °C [13]. S.W. Shin reported that void nucleation and growth were caused by creep in the lead-free solders [19, 20]. V.I. Igoshev mentioned that the grain boundary sliding can cause extreme heterogeneity of plastic deformation and lead to reduction in the polycrystal compatibility by formation of voids at grain boundaries in lead-free solders [21].



**Figure 7 – Schematic diagram of voiding caused by creep of (Pd, Ni)Sn<sub>4</sub> phase.**

#### 4. Conclusions

We investigated the effect of the Pd layer thickness in ENEPIG on the micro-void formation of the lead-free solder joint, which could be one of crucial factors for solder joint reliability. We found that (Pd, Ni)Sn<sub>4</sub> phase and micro-voids developed simultaneously as the Pd layer thickened.

This study suggests that micro-void formation is closely related to the (Pd, Ni)Sn<sub>4</sub> phase. We conclude that the Pd layer thickness should be well controlled to avoid micro-void formation. In our particular case, the maximum thickness allowable is 0.16 μm.

#### Reference

1. N. Niunno, Proceedings of the IPC Printed Circuits Expo. S18, 561 (1999).
2. Z. Mei, M. Kauffmann, A. Eslamolchi and P. Johnson, 48th Electronics Components and Technology conference, 952 (1998).
3. P. Snugovsky, P. Arrowsmith and M. Romansky, J. Electron. Mater. 30, 1262 (2001).
4. R.J. Coyle, D.E.H. Popps, A. Mawer, D.P. Cullen, G.M. Wenger and P.P. Solan, IEEE Trans. Comp. Packag. Technol. 26, 724 (2003).
5. Dong-Jun Lee and Hyo S. Lee, Microelectronics and Reliability 46(7), 1119 (2006).
6. B.K. Kim, S.J. Lee, J.Y. Kim, K.Y. Ji, Y.J. Yoon, M.Y. Kim, S.H. Park and J.S. Yoo, J. Electron. Mater. 37, 527 (2008).
7. B. Kobe, N.S. McIntyre, Acta Materialia 50, 4667 (2002).
8. W. Sun, W.H. Zhu, E.S.W. Poh, H.B. Tan and R.T. Gan, Proceeding of International Conference on Electronic Packaging Technology & High Density Packaging, ICEPT-HDP, 1(2008).
9. W.H. Wu, C.S. Lin, S.H. Huang and C.E. Ho, J. Electron. Mater. 39(11), 2387 (2010).
10. S.P. Peng, W.H. Wu, C.E. Ho and Y.M. Huang, J. Alloys and Compounds 493, 431 (2010).
11. J.-W. Yoon, B.-I. Noh and S.-B. Jung, J. Electron. Mater. 40(9), 1950 (2011).
12. S. Nakahara and R.J. McCoy, Thin Solid films 88, 285 (1982).
13. G. Sharma, C.M. Eichfeld and S.E. Mohny, J. Electron. Mater. 32(11), 1209(2003).
14. T. Takenaka, M. Kajihara, N. Kurokawa and K. Sakamoto, Materials Science and Engineering A 406, 134 (2005).

15. W. Peng, S. Dunford, P. Viswanadham and S. Quander, 2003 Electronic Components and Technology Conference (ECTC), 809.
16. P. Viswanadham and P. Singh, Failure Modes and Mechanisms in Electronic Packages, ISBN 0-412-10591-8.
17. K.N. Tu, Materials Letters 1(1), 6(1982).
18. D.Shangguan, Lead-free solder interconnect reliability, ASM International, pp. 166-167.
19. D.K. Joo, J. Yu and S.W. Shin, J. Electron. Mater. 32(6), 541(2003).
20. S.W. Shin and J. Yu, Jpn. J. Appl. Phys. 42, 1368(2003).
21. V.I. Igosher and J.I. Kleiman, J. Electron. Mater. 29(2), 244 (2000).



# **Influence of Pd Thickness on Micro Void Formation of Solder Joints in ENEPIG Surface Finish**

**D.-W. Shin, J.-W. Heo, Y.-S. Yu,  
J.-S. Yoo, P.-W. Cheon, S.-H. Lee**

**Samsung Electro-Mechanics Co., Ltd.**



# Outline


- Introduction
- Methods
- Results and Discussion
- Summary





# Introduction

- Voids and reliability in solder joints
  - Void formation → one of critical factors governing the reliability
    - Degrade mechanical strength & electrical conductivity
    - Location and size of voids are important in the reliability
  - Industry Spec. for Voids in BGA (J-STD-001D, IPC-A-610D)
    - Acceptable - class 1,2,3: 25% or less voiding of the ball x-ray image area



Crack w/ champagne Voids




# Introduction



- ENEPIG (Electroless Nickel/Electroless Palladium/Immersion Gold)

## E'less Ni/Pd/Au


- Uniformed Ni thickness
- No Ni Pit and corrosion  
→ High reliability
- Low cost Merit (Thinner Au)



Pd thickness is an important factor



ENEPIG




ENIG after stripping of Au

[ Source: B.-K. Kim et al., JEM 37, 527(2008)]



# Methods

- Preparation of ENEPIG surface finish
  - Ni:  $4.5 \pm 0.5 \mu\text{m}$
  - Pd:  $0.08, 0.16, 0.25, 0.32 \pm 0.04 \mu\text{m}$
  - Au:  $0.14 \pm 0.04 \mu\text{m}$
- Attachment of solder ball and reflow
  - Solder: LF35 (Sn-1.2Ag-0.5Cu-Ni)
  - Diameter:  $250 \mu\text{m}$
- Reliability tests
  - Precon test (85 deg. C/85% RH/3h + reflow 3 times)
  - Precon followed by TC test (-55 deg. C ~125 deg. C, 15 min)
- Analysis of microstructures






# Results

- Two kinds of intermetallic compounds
  - $(\text{Cu, Ni})_6\text{Sn}_5$ ,  $(\text{Pd, Ni})\text{Sn}_4$

1  
2  
3



(b)

point	Pd	Sn	Ni	Cu
1		41.84	20.51	37.65
2	12.34	77.79	9.87	
3	11.10	77.96	10.94	


(Pd thickness: 0.16  $\mu\text{m}$ , after a reflow)





# Results


- Number of micro-voids increases with Pd thickness





# Results

- Both micro-voids and (Pd, Ni)Sn<sub>4</sub> phase are observed when Pd is thicker than 0.16  $\mu\text{m}$




➡ Pd thickness is related to micro-voiding



# Discussion


- Possible micro-voiding mechanism 1
  - Entrapping of volatile gas in the solder by blocking of  $(\text{Pd}, \text{Ni})\text{Sn}_4$
  - Source of volatile gas: flux, contaminants on ENEPIG surface





# Discussion

- Possible micro-voiding mechanism 2
  - Creep of  $(\text{Pd}, \text{Ni})\text{Sn}_4$  by grain boundary sliding
  - $(\text{Pd}, \text{Ni})\text{Sn}_4$  is prone to creep ( $T_H > 0.5 T_m$  at room temperature)







# Summary

- (Pd, Ni)Sn<sub>4</sub> phase and micro-voids developed simultaneously as the Pd layer thickened.
- Micro-void formation is closely related to the (Pd, Ni)Sn<sub>4</sub> phase
- Pd thickness should be well controlled to avoid micro-void formation