

# **Embedded Passives Become Mainstream Technology, Finally!**

**Joel S. Peiffer**  
**3M Company**  
**3M Center, MS: 201-1E-21**  
**St. Paul, MN 55144**  
**651-575-1464; 651-736-2947 (fax)**  
**jspeiffer@mmm.com**

## **Abstract**

Embedded passives, especially embedded resistors and capacitors have been a hot topic since the mid-to-late 1990s. It is easy to understand why they have generated so much interest. Technology continues to be driven by performance, space and cost. Embedded passives offer potential significant advantages in each of these areas.

Embedded passives have far less parasitic inductance than discrete components, which enables electrical performance advantages (noise and EMI reduction), especially in high speed digital applications. Embedding passives saves surface real estate, which allows for board size reductions which is critical in space constrained designs such as military/aerospace and portable products. The incremental cost of embedding additional passive components is typically negligible; this offers the potential for system cost reduction in designs with high passive component counts. Embedded passives also offer additional advantages such as improved reliability and weight reduction due to the elimination of vias and solder joints.

However, even with all of their potential advantages, high performance embedded passive materials remained a niche market until the last couple of years. There were a number of reasons for this, including the typical fear of new technology, limited technical resources and funding, lack of successful case studies, lack of an experienced supply chain, lack of long term reliability data, very limited physical layout and simulation/modeling software tools, improvements in existing discrete passive products, the telecom bust, cost concerns and an insufficient knowledge of intellectual property and prior art.

After more than 10 years of large scale interest, high performance embedded resistors and capacitors have finally become mainstream technologies in many market segments. There are multiple suppliers of commercial thin film metal resistor materials and ultra thin embedded capacitor materials. A large number of PCB fabs across the globe have very significant experience in processing these materials in moderate to high volumes.

This paper will look at the above barriers to the implementation of high performance embedded passives, focusing on embedded capacitor laminate materials, and show how these barriers were overcome so that embedded passives could finally become a mainstream technology.

## **Intellectual Property and Prior Art**

The foundation of embedded capacitance in printed circuit boards actually started as early as the late 1960s. In U.S. Pat. No. 3,519,959, the concept of embedded distributed capacitance (closely spaced power and ground planes for power supply decoupling) was disclosed. In the '959 patent, two layers of embedded distributed capacitance were used. Each embedded distributed capacitor utilized 0.0025" thick epoxy-glass and two ounce (0.0025") copper. The use of an even thinner and higher performance embedded distributed capacitance material is disclosed in U.S. Pat. No. 4,560,962 which was filed in 1983. In this case, one ounce (0.0014") power and ground planes separated by epoxy-glass dielectric as thin as 0.001" is disclosed.

It should be noted that both of these patents are expired and the teachings that are disclosed in them, such as the concept of embedded distributed capacitance, are now in the public domain and are able to be practiced broadly. This was important because many OEM designers and PCB fabricators had no awareness of the prior art in the area of embedded distributed capacitance as well as a poor understanding of patents. The combination of these two items was a significant impediment to the use of high performance embedded capacitor laminates in printed circuit boards prior to 2004 when the prior art in the area became widely shared and a better understanding of patents was achieved.

## **Lack of Technical Resources, Long Term Reliability and Successful Case Studies**


The high interest in embedded passives and especially embedded capacitance took off in the mid-to-late 1990s. High speed digital products with large numbers of ICs switching simultaneously were seeing a combination of noise and EMI issues due their much faster rise times and lower operating voltages. Portable consumer products such as cell phones, digital still cameras and camcorders had a large need to reduce size and weight while still meeting EMI requirements.

Many military/aerospace had the combination of high performance requirements required by high speed digital products but also had the same space and weight needs as portable products. Since the drivers for military/aerospace products was primarily performance and space and not cost driven at that time, it is easy to see why military/aerospace products were some of the early adopters of the high performance embedded capacitor (and resistor) technology.


Some of this early interest in embedded passives resulted in an approved DARPA proposal by 3M in 1996. The goal of this project was extremely high capacitance densities which could be used in printed circuit boards and MCMs in military products. Both thin film metal oxides and ceramic filled polymers were studied over a four year period. However, it became apparent during the program that ceramic filled resins, especially barium titanate filled epoxies, offered the best combination of performance, reliability, and PCB fabrication compatibility as well as the quickest path to commercialization.

At about this same time, StorageTek was trying to organize an industry consortium of material suppliers, PCB fabricators and OEMs to study high performance embedded distributed capacitance materials. The industry consortia would mitigate the technical resources and funding required to study embedded capacitance in detail. This resulted in the NCMS Embedded Decoupling Capacitance (EDC) consortia. Five embedded capacitor materials including the 3M™ Embedded Capacitor Material were investigated as power-ground cores in multilayer rigid boards. One goal of the consortia was to confirm that embedded capacitor materials were compatible with all facets of the PCB manufacturing including design, fabrication and reliability testing. Another goal was to determine if the embedded capacitor materials would provide better electrical performance than surface mounted capacitors, and if so, how much.

The results of this consortium’s work was presented to the industry in a final report issued in 2000. Here it was shown that most embedded capacitor materials, including the 3M Embedded Capacitor Material, were compatible with standard PCB processing, had similar reliability results to existing commercial thin, high Tg FR-4 laminates and required very minimal changes in the OEM design or in panelization of the design at the PCB fabricator. Additionally, ultra thin materials (4-8 um) with a high Dk (16) were shown to provide excellent electrical performance, much better than surface mount capacitors or the commercial 2 mil FR-4 material that was being used as a baseline (See Figures 1 and 2 below).




**Figure 1 – Power Bus Noise**  
 (Courtesy of University of Missouri at Rolla)



**Figure 2 – Power Plane Voltage Fluctuation  
(Courtesy of University of Missouri at Rolla)**

The NCMS EDC consortia provided the initial performance and reliability data which significantly increased the interest in high performance embedded distributed capacitor laminates. The NCMS EDC consortia also paved the way for a larger follow up industry consortia on embedded passives. The NIST Advanced Embedded Passives Technology (AEPT) program started in 1999. The scope of this project was both embedded resistor and capacitor materials including capacitor functions beyond decoupling.

The PCB fabrication compatibility and reliability work done on the 3M Embedded Capacitor Material in the NIST AEPT program confirmed the earlier findings of the NCMS EDC consortia. Additionally, the NIST AEPT program looked at compatibility of the 3M material with non-standard (at that time) PCB fabrication processes such as laser drilling. The 3M material was found to be easily laser drilled and compatible with the microvia metallization process (see Figure 3 below).



**Figure 3 – Microvias in Test Board  
(Courtesy of Merix)**

Another important part of the NIST AEPT program was to ensure that high performance embedded capacitor materials could receive UL recognition at the desired levels. In 2001, the 3M Embedded Capacitor Material was the first high performance embedded capacitor material tested for UL recognition. It successfully passed this testing with results comparable to high Tg FR-4 laminates (94V-0 flame rating, 288C/30 sec solderability limits and 130C relative thermal index).

At the end of the program, all three OEMs involved built product emulators with the 3M Embedded Capacitor Material. The product emulators from Nortel, Compaq and Delphi were a 10 Gb optical transceiver module, a PDA and an engine control module (ECM) respectively. All three product emulators were successfully fabricated by the PCB fabricators in the consortia. All were found to be fully functional when tested at the system level even though a large number of discrete decoupling and/or filter capacitors had been removed from the board surface. A photo of the Nortel transceiver module, Compaq PDA and Delphi engine control module (ECM) board are shown in Figures 4, 5 and 6 below).




Figure 4 – Transceiver Module  
(Courtesy of Nortel)





Figure 5 - PDA  
(Courtesy of Compaq)




**Figure 6 – Engine Control Module  
(Courtesy of Delphi)**

In the case of the Nortel transceiver module, the use of embedded capacitance (and resistance) was responsible for reducing the number of layers from 18 to 14 while improving signal integrity by 20%. In the case of Compaq, 74 discrete capacitors were removed from the board surface while still improving electrical performance. In the case of Delphi, it was shown that an on-engine ceramic module could successfully be replaced by an organic module with embedded capacitors (and resistors). The results of the product emulator testing and other test data of the NIST AEPT consortia were released in a final report to the industry in 2003.

**Additional Successful Case Studies**


One of the first OEMs to investigate embedded capacitance laminate materials outside of an industry consortia was Sun Microsystems. Over the period of ~1999-2003, Sun investigated a number of embedded capacitor laminate materials including the 3M Embedded Capacitor Material. Some of the testing included measuring the impedance versus frequency of a 5" X 10" test board which utilized different embedded capacitor materials for the power-ground cores. In Figure 7 below, the 0.3 mil (8 um) 3M Embedded Capacitor Material is compared to 2 mil (50 um) and 1 mil (25 um) FR-4 material.



**Figure 7 – Self-Impedance vs. Frequency  
(Courtesy of Sun Microsystems)**

At lower frequencies, it can be seen that the self-impedance of the ultra-thin laminate material is more than an order of magnitude lower than that of 1 or 2 mil thick FR-4. This is due to the much higher capacitance density of the ultra-thin material (~10 nF/in<sup>2</sup> vs. ~0.5 - 1 nF/in<sup>2</sup>). At higher frequencies, the self-impedance of the ultra-thin dielectric material is also significantly lower than that of the 1 or 2 mil FR-4 laminate. This is primarily due to the significantly lower self-inductance of the ultra-thin material. Finally, in the 100 MHz to 1 GHz frequency range, both the 1 mil and 2 mil FR-4 laminates show very large impedance spikes caused by board resonances. These are very undesirable as the noise associated with these impedance spikes can trigger false switching, signal integrity and EMI issues. However, in the case of the ultra-thin dielectric, the board resonances are almost completely damped due to the high copper losses of closely spaced power and ground planes at high frequencies.

H.P. was another company that was a leader in testing of high performance embedded capacitor materials and sharing their internal results. In ~2002-2003, H.P. did a large amount of testing on boards that used the 3M Embedded Capacitor Material for power-ground cores. In one case, two board designs were compared. The first had a 3 mil FR-4 dielectric thickness between power and ground planes and the second board had an 8 um dielectric thickness (Dk of 16) between power and ground planes.



**Figure 8 – Power Bus Noise vs. Frequency  
(Courtesy of H.P.)**

In figure 8, the noise versus frequency was measured on a fully assembled daughter board with an approximate size of 5” X 5”. The noise was measured on the 1.5 volt plane up to a frequency of ~1.5 GHz. The daughter card had a MIPS R14K processor running at 550 MHz and 9 secondary cache SRAMs running at 275 MHz.

As can be seen in Figure 8, the board with the ultra-thin dielectric had significantly less noise at all frequencies above ~50 MHz. At frequencies above 500 MHz, the board with the 3 mil FR-4 still had had a large amount of noise whereas the board with the ultra-thin dielectric had extremely effective noise dampening above 500 MHz. Over the frequency range measured, the board with the 8 um dielectric had 13.3 dB less noise than that of the board with the 3 mil FR-4 power ground plane.

The peak-to-peak voltage ripple was also measured on these boards. For the case of the board with the 3 mil FR-4 power-ground plane spacing, the peak-to-peak noise was 235 mV (15.7% of 1.5V). For the board with the 8 um power-ground spacing, the voltage ripple was 114 mV (7.6% of 1.5V), or slightly less than one-half of that of the 3 mil FR-4 board.

### **Lack of Experienced PCB Fabricators and Lack of High Volume Capability of Embedded Capacitor Material Suppliers**

By 2004, the electrical performance, PCB fabrication compatibility and reliability work done by OEMs such as StorageTek, Nortel, Delphi, Compaq, Sun and H.P., UL, PCB fabricators and material suppliers such as 3M had confirmed the expected electrical performance results on active designs, proven that large number of discrete capacitors could be successfully removed from the board allowing large space reduction and had proven that embedded capacitor laminates had excellent long term reliability.

Also in 2004, the publication of the Printed Circuit and Design article on “The History of Embedded Distributed Capacitance” greatly increased the industries knowledge in the area of prior art. The combination of the above had mitigated most of the industries concerns regarding embedded capacitor laminate materials. However, at the start of 2004, the overall experience of the PCB fabricators, especially outside of North America was very limited. At this time, only 28 PCB board fabricators had any experience processing the 3M material. Approximately 25% of these were from their participation in the NCMS EDC and NIST AEPT consortia. Of the 28 board fabs, only 9 were from outside of North America, with 6 of this being in Asia and 3 in Europe.

The lack of experienced board fabricators started to change in 2004. During 2004 alone, an additional 18 board fabricators starting to use the 3M material including many in Asia. An additional 32 new board fabricators were added during 2005 and 2006 bringing the number of board fabricators who had processed the 3M material to almost 80. New board fabricators continue to be added on a regular basis. By the end of 2008, the number of board fabricators who have successfully processed the 3M material stands at approximately 100 with approximately 40% of these being in Asia, 40% in North America and 20% in Europe (see Figure 9 below).




Figure 9 – PCB Fabricators using 3M ECM by Year

**Lack of Physical Layout and Simulation/Modeling Software**

The lack of physical layout and simulation/modeling software was not a large barrier initially for embedded capacitor materials because almost all applications only utilized embedded distributed capacitance. The physical layout was straight forward. Replace the existing thick, low Dk dielectric power and ground planes with very thin, high Dk dielectric power and ground planes of the same design.

If there was a need to determine how many decoupling capacitors could be removed with the use of embedded distributed capacitance, the typical route was to fully assemble the embedded capacitance board and start removing capacitors until you were happy with the performance and number of caps that were removed. This process was fine for implementing embedded capacitance on existing designs which was the standard practice when initially investigating the technology. However, as designers desired to implement embedded capacitance on next generation designs, there was a need for simulation/modeling tools to determine power integrity and how many decoupling capacitors would be needed as designers did not want to design in unnecessary SMT pads, traces and vias.

The very limited software tools available to designers for embedded passives was identified as a large gap early in the NIST AEPT program. Even though a couple of software providers were involved in the NIST AEPT program, not much progress was made during the course of the program. The EDA providers did not want to invest a large amount of resources and funding into the creation of software to support embedded passives until there was a known market. This created a chicken or egg scenario as the designers needed the EDA tools to scale up to large volumes.

In the course of the NIST AEPT consortia, much of the physical layout of the singulated embedded passives was done manually which was a slow and tedious process. Fortunately, as the use of embedded passives has steadily increased over the last 5 years, so has the number of available EDA providers and software tools. Today there are a number of both physical layout and simulation/modeling software tools that support embedded passives available from such companies as Ansoft, Cadence, Mentor, Sigrity and Zuken.

### **Telecom Bust, Improved Discrete Caps and Cost Concerns**

Cost concerns are almost always a major hurdle in new technology commercialization and embedded passives were no exception. In 1998-2001, the costs of embedded capacitor bare boards were much, much higher than the cost of boards without embedded capacitors due to low volumes, low yields at the embedded capacitor material suppliers and lower yields on embedded capacitor boards during PCB fabrication. Of course this was expected as the technology was new and very few board fabricators had experience handling thin flexible materials.

However, even though embedded capacitance was initially a very significant cost adder, the products that really needed it such as military/aerospace and high end telecom/computing equipment could afford the technology and many OEMs went forward with qualifying the technology. Just as some of the telecom OEMs were ready to implement the 3M Embedded Capacitor Material into their designs, the telecom bust occurred. Programs that were slated to use embedded capacitance were either scrapped or only went forward with less expensive standard technology.

Also during this time, the discrete component manufacturers were not sitting idle. They could see that embedded passives were a serious threat. They continued to not only decrease the costs of discrete components but were able to package much more capacitance into the same volume. Additionally, they were able to fabricate smaller and smaller components to facilitate designers meeting their space requirements.

By 2003 a large percentage of the embedded capacitance market was no longer available due to cost pressures. Embedded passive material suppliers needed to improve their productivity and yields to become more competitive. The yields of embedded capacitance boards at the PCB fabricator also had to be comparable to standard product. Other market segments beyond military/aerospace, telecom and high end computing also had to be investigated.

Over the period of 2004-2006, the market for embedded capacitors was significantly increased by 3M offering a more cost-effective product. The cost of PCB fabrication also decreased significantly during this time due to increased experience, the increased use of thin core processing equipment, higher yields and off shore manufacturing. The cost reduction of offshore fabrication was so significant that boards manufactured in North America which used thin FR-4 could now be manufactured in Asia with the 3M material for similar or even lower costs. This made it possible to offer the OEM designer a significantly better performing product for the same or less cost.

During this time, the telecom and high end computing market came back somewhat and once again began to use high performance embedded capacitance materials in their rigid multilayer boards. However, this time, typically only the higher end products could justify the higher costs of embedded capacitance technology. These same companies also started investigating embedded passives in their high performance chip packages as well.

Also during this time, the use of high performance embedded capacitance materials significantly increased in military/aerospace products including backplanes and modules. Other market segments such as medical began to use the 3M material in higher volumes. In 2006, the 3M material was qualified into modules used in cell phones. More than a dozen cell phone manufacturers use the 3M product in their cell phone modules. In 2008, approximately 150-200 million cell phones were manufactured using the 3M material.

By 2008, the 3M material was being used or scaled up in moderate to high volume in essentially every market segment including handheld, military/aerospace, telecom, computing, medical, automotive and industrial. The high capacitance density of the 3M material is a very good fit for use in small modules. Use in modules has increased dramatically over the last couple of years and will likely continue to increase in the future.

The use of high performance embedded capacitance has continued to increase year after year. From 2003 to 2008, the CAGR of the 3M Embedded Capacitor Material was over 100%. This trend is expected to continue into the near future.

## Summary

It has been a very long time coming, but high performance embedded passive materials have finally hit mainstream. Designers across the globe have specified it for use. PCB fabs in at least 14 different countries have successfully used the material. It has or is being used in backplanes, rigid, flex, rigid-flex, modules and chip packages. Wherever there is a strong need for improved electrical performance, space reduction, EMI reduction or reliability improvement, utilization of embedded passives will be found.

A recent survey conducted by Printed Circuit Design and Manufacture in late 2006 and published in January 2007 indicated that 11.1% of responders utilized embedded passive technology. Another finding of the study was that by 2008, 24.6% of the responders indicated they planned on utilizing embedded passive technology in their designs.

Having worked on embedded passives since 1996 and living through the slow, painful growth of the technology, I feel extremely proud to have been a part of the development, commercialization and scale up of high performance embedded passives technology. However, if it weren't for OEMs such as Compaq, Delphi, H.P., Nortel, Sun and StorageTek, PCB fabricators such as Litton Interconnect and Merix and material suppliers such as DuPont, MacDermid and 3M, it would have taken considerably longer.

3M has been committed to the development and advancement of high performance embedded passives materials for over 12 years and will continue to support embedded passive technology in the future.

## References

1. Joel S. Peiffer, "Using Embedded Capacitance to Improve Electrical Performance and Reduce Board Size in High Speed Digital and RF Applications", IPC Expo 2007, February 2007
2. Mike Buetow, "2007: The Year of HDI?", Printed Circuit Design and Manufacture, January 2007
3. Joel S. Peiffer, "The History of Embedded Distributed Capacitance", Printed Circuit Design and Manufacture, August 2004
4. Joel S. Peiffer, "Impact of Embedded Capacitor Materials on Board Level Reliability", IPC 2<sup>nd</sup> International Conference on Embedded Passives, June 2004
5. Joel S. Peiffer, "Ultra-Thin, Loaded Epoxy Materials for Use as Embedded Capacitor Layers", Printed Circuit Design and Manufacture, April 2004
6. Advanced Embedded Passives Technology (AEPT) Program Report, September, 2003. National Center for Manufacturing Sciences, Ann Arbor, Michigan
7. Joel S. Peiffer, Bob Greenlee and Istvan Novak, "Electrical Performance Advantages of Ultra-Thin Dielectric Materials Used for Power-Ground Cores in High Speed, Multilayer Printed Circuit Boards", IPC Expo 2003 Proceedings, March 2003
8. Nortel Presentation, NIST Advanced Embedded Passives Technology (AEPT) Industry Seminar, January, 2003
9. Embedded Decoupling Capacitance (EDC) Project Final Report, December, 2000. National Center for Manufacturing Sciences, Ann Arbor, Michigan



# Using Embedded Capacitance for Increased Performance and Reliability

*IPC Expo 2009*


*April 2, 2009*



# Agenda

- Background on Embedded Capacitance
- Electrical Performance Comparisons
- Capacitor Elimination Case Studies
- PCB Fabrication Compatibility, Reliability and Regulatory
- Summary

# Background on Ultra-Thin Embedded Capacitance Materials



# Thin-Film Capacitor Technology



$$\text{Capacitance/Area} = 0.885 \text{ k/t (nF/cm}^2\text{)}$$

- Capacitance per unit area (C/A) is proportional to dielectric constant k and inversely proportional to t
- Maximize C/A by decreasing thickness (t) and increasing dielectric constant (k)

# Why Embedded Capacitance?

## 1. Performance

- Faster charge delivery
- Effective noise dampening
- Reduced power bus noise

## 2. Space

- SMT caps and vias eliminated

## 3. EMI



- Power bus noise is a leading cause of EMI

## 4. Cost

- Board size reduction
- Reduced assembly costs

## 5. Reliability

- Elimination of solder joints/vias




## 3M Embedded Capacitor Material

### Product Description

Sheets of Cu-clad laminate  
Thin, high Dk dielectric

Ideal for high frequency decoupling  
Eliminates discrete capacitors  
Dampens plane resonances




### Uses


Power-ground innerlayer (distributed capacitance) for rigid and flex PWBs and IC packages

Singulated (discrete-like) capacitors for decoupling, filtering and other functions in rigid and flex PWBs and IC packages

# Embedded Discrete (Singulated) Capacitors



## Use of Distributed and Singulated Embedded Capacitors on Same Layer




Two embedded distributed voltage planes on right (Courtesy of Delphi)



# 3M™ Embedded Capacitor Material Key Properties

<b>Attribute</b>	<b>Value</b>
<b>Capacitance /Area</b>	<b>6.4 nF/in<sup>2</sup> (1.0 nF/cm<sup>2</sup>) (14 um) 8.1 nF/in<sup>2</sup> (1.25 nF/cm<sup>2</sup>) (11 um)</b>
<b>Dielectric Constant</b>	<b>16</b>
<b>Dielectric Thickness</b>	<b>0.55 mil (14 um); 0.43 mil (11 um)</b>
<b>Dielectric loss @ 1GHz</b>	<b>0.03</b>
<b>Resin system</b>	<b>Epoxy, ceramic filler</b>
<b>Temperature (TCC)</b>	<b>Meets X7R</b>
<b>Dielectric Strength</b>	<b>~3300 V/mil (130V/um)</b>
<b>Breakdown Voltage</b>	<b>&gt;100V</b>
<b>Copper Thickness</b>	<b>1.4 mil (35 um)</b>
<b>Flammability Rating</b>	<b>94V-0</b>

# Self-Inductance vs. Frequency






# Electrical Performance Data in High Speed Digital Boards



# The Need for Electrical Performance

- High speed digital electronics require **low impedance power distribution**, driven by trends in silicon
    - Lower voltages
    - Higher frequencies
    - Higher currents
- $\frac{\downarrow \text{Voltage}}{\uparrow \text{Current}} = \downarrow \text{Impedance}$
- 3M™ Embedded Capacitor Material is a very simple and effective way to lower the impedance of the power distribution system
    - Lowers voltage ripple
    - Dampens board resonances
    - Reduces EMI
    - Eliminates decoupling capacitors

# Traditional Power Distribution Impedance



Ways to lower traditional power distribution impedance:


- Reduce power-ground plane spacing
- Increase Dk of material separating power-ground planes




## Embedded Capacitor Test Board (Courtesy of Hewlett Packard)

- **Processor daughtercard**
  - MIPS R14K processor @ 550 MHz
  - 9 Secondary cache SRAM's @ 275 MHz
- **Laminate thickness between power and ground modified**
  - 3 mil FR-4
  - Ultra-thin embedded capacitor laminate, 0.3 mil thickness (8 um; Dk of 16)
- **Measurements made on 1.5 volt I/O power distribution**

# Power Bus Noise vs. Frequency (H.P.)



# Power Bus Noise on Test Vehicle (EDC TV1)




- Traditional decoupling capacitors are not effective at frequencies above 500 MHz
- 3M has excellent performance to 5 GHz (and beyond)

Data from NCMS Embedded Decoupling Capacitance Project Report - 12/00

# Power Bus Noise

(Time Domain - 50 MHz)



Data from NCMS Embedded Decoupling Capacitance Project Report - 12/00



# PRELIMINARY Test Data

3M Embedded Capacitance vs Typical Board

Bruce Archambeault, Ph.D.

IBM

919-486-0120


[Barch@us.ibm.com](mailto:Barch@us.ibm.com)

Apr 2005


# Test Board

- **Two identical test boards**
  - **Typical 35 mil separation between power/ground plane pair (FR4)**
    - Preliminary data with board populated with 99 0.1uF SMT capacitors
  - **3M embedded capacitance board**
    - 16 micron separation
    - Relative dielectric constant = 16
    - No SMT capacitors installed on board
  - **10" x 12" board with split planes**

# Test Board Ports




# Test Board Decoupling Capacitor Placement




# Preliminary Results

- **S21 -- Transfer function of noise from one part of board to another part of board (10 MHz – 15 GHz)**
  - Lower S21 is ‘better’
  - Typical boards can only achieve low S21 at frequencies below ~ 400-500 MHz.


### S21 Loss Port-to-Port Standard Board (Section 1)




### S21 Loss Port-to-Port Standard Board (Section 2)



### S21 Loss Port-to-Port Buried Capacitance Board (Section 1)



### S21 Loss Port-to-Port Buried Capacitance Board (Section 2)



# Results


- **Dramatic difference in results**  
(~40 dB lower noise on boards with embedded capacitance at frequencies above ~250 MHz)
- **Embedded capacitance board showed huge improvement up to 15 GHz over typical board with 99 capacitors**



## Embedded Capacitance Electrical Performance Comparisons

- Sun Test Board
- IBM Chip Package
- Nortel Emulator Board
- Proprietary Cell Phone Module


# Test Point Pattern




10"x5" board and planes (one ounce, unsplit)  
One thin laminate power/ground pair is measured  
6 rows and 11 columns of test points on 1" grid

# Impedance Comparison

## Self-Impedance Magnitude at J501




# Self-impedance comparison at mid-side, J605




# Impedance Surfaces at 500MHz


8um  
C-Ply




12um  
C-Ply



24um  
C-Ply




50um  
ZBC




# Radiated Emissions Comparison

## Close-Field Radiation J501-J603



# IC Packaging

- **Embedded Distributed Capacitance in high speed digital IC package for high end server**



Eight Layer Package (42.5 mm X 42.5 mm) with ECM in middle



# High Speed Digital IC Package

- Redesigned Package (with 8 um thick ECM) compared to 10 layer package with 4+2+4 construction without embedded capacitance
    - $S_{21}$  reduced by 15 dB over 10 MHz-1GHz
    - 30% Delta-I noise reduction (140 vs. 200 mV)
    - Reduced signal layers from 4 to 2
- \*See “Embedded Capacitor in Power Distribution Design of High End Servers Packages” by N. Pham, M. Cases, D.N.de Araujo, B. Herrman, P. Patel of IBM-Austin published in ECTC 2006 Proceedings for additional information



## NIST AEPT Product Emulator Case Study

- Nortel 10 Gb Optical Transceiver Module
- Originally presented by Nortel at NIST AEPT Industry Seminar in January 2003
- All slides are courtesy of Nortel




# Project Structure

- Nortel wanted to demonstrate embedded passives on a high performance product thus chose the 10 Gb Transceiver module.
- Product Emulator approach was developed to pipe clean the materials and fabrication for embedded passives using a real product.
- Nortel worked on several design before settling on the 10 Gb optical transceiver module.
- The version 1 design to use MacDermid resistor technology and 3M C-Ply capacitor technology.
- This first version was fabricated by Merix.
- The testing was done to show equivalence to the existing product.
- A second design was done using the same capacitor structure of 3M C-Ply material but expanded to include 4 decades of ceramic resistors from Dupont.

# Assembled Transceiver Module




# Nortel Emulator Design




- ◆ View of board layout as seen looking down on the primary layer.
- ◆ Reuse of package design and heatsink
- ◆ Compare to a 1 meg modem this unit is capable 10,000 X traffic.

# Product Emulator: Stack-up

- 14 layers
  - 4 embedded capacitor layers (each with 2 copper layers: ground & power)
    - The power layer of each capacitor will act as a power plane for a specific voltage.
  - 2 routing layers
    - SIG1 → high speed signals
    - SIG2 → other routing
  - 1 layer (PWR) for routing of power values not used in the planes of embedded capacitors.



Capacitor sandwich



# Nortel Emulator

The product emulator modified a current product under development by embedding resistors and decoupling capacitors.

Attribute	Original Design	EP Version 1	EP Version 2
Layer count	18	14 this includes 4 3M C-Ply layers	14 this includes 4 18 3M C-Ply layers
Resistors	98	24 replaced	49 replaced
Capacitors	116	29 replaces	29 replaces
Electrical performance	Handling 10 Gb	Handling 10 Gb	Handling 10 Gb
Packaging	10.5X10.5 cm	Potential 2.5X5 cm	Potential 1.5x3 cm

# Cost Analysis

- Circuit board + embeddable components cost using fix circuit size, the EP version has an adder of 10%
- Circuit board + embeddable cost allowing circuit size to shrink, the EP version has a cost saving of 25% due mostly panelization efficiency
- In an effort to compare \$/Mb, it is not fair to compare the cost/Mb of information transfer between a 1 Mb modem or ADSL and the 10Gb optical transceiver module even though they perform a similar function, because they have different customer base, but assuming one could, the system cost advantage is about 20X.
- Embedded passive technology is an enabling technology to allow cost effective transmission of speed greater than 2.5 Gb over copper.



# NIST AEPT Emulator Summary

- Embedded passives one of the enabling technologies for high performance 10 Gb interconnect
- Emulator demonstrated performance improvement with signal integrity improved by 20%

# RF Applications


- **Singulated (discrete) embedded capacitance in high volume cell phone module for electrical performance improvement and space reduction**
  - **Used for RF filtering**
  - **Noise reduced by >30 dB**
  - **> 50 caps/in<sup>2</sup> removed**
  - **More than 250 million cell phones were shipped in 2007 - 2008 with 3M embedded capacitance material**
  - **Used by over 10 cell phone manufacturers around the globe including several Tier 1 manufacturers**
  - **Modules utilize a lead free assembly process**



## Electrical Benefits of Ultra-Thin Embedded Distributed Capacitance (Power-Ground)

- **Lowers impedance of power distribution system**
- **Dampens board resonances**
- **Reduces noise on power plane**
- **Reduces radiated emissions**
- **High Dk significantly improves performance compared to same thickness with low Dk**

# Capacitor Elimination Metrics





## Examples of Embedded Distributive Capacitance (Power-Ground) Replacing Discretes in High Speed Digital Boards

<b>Design</b>	<b>Discrete Capacitance Removed (nF)</b>	<b>Embedded Capacitance (nF)</b>	<b>Ratio of Removed to Embedded</b>	<b>% of Total Discrete Caps Removed</b>
<b>EDC TV1</b>	<b>330</b> <i>33 x 0.01 uF</i>	<b>105</b>	<b>3.1</b>	<b>100%</b>
<b>OEM A</b>	<b>12,600</b> <i>126 x 0.1 uF</i>	<b>300</b>	<b>42.0</b>	<b>&gt;75%</b>
<b>OEM B</b>	<b>6,310</b> <i>62 x 0.1 uF 11 x 0.01 uF</i>	<b>210</b>	<b>30.0</b>	<b>&gt;60%</b>
<b>OEM C</b>	<b>3,180</b> <i>29 x 0.1 uF 28 x 0.01 uF</i>	<b>305</b>	<b>10.4</b>	<b>&gt;75%</b>
<b>OEM D</b>	<b>52,900</b> <i>529 x 0.1 uF</i>	<b>1970</b>	<b>26.9</b>	<b>&gt;75%</b>
<b>OEM E TV</b>	<b>9,900</b> <i>99 X 0.1 uF</i>	<b>660</b>	<b>15.0</b>	<b>100%</b>
<b>OEM F</b>	<b>~35,000</b> <i>443 total (mostly 0.1 uF)</i>	<b>~1000</b>	<b>~35</b>	<b>100%</b>

## Discrete Capacitor Elimination on Telecom Board




Baseline Design (BGA1)

VS



Embedded Capacitance  
Design (BGA1)



Baseline Design (BGA2)

VS



Embedded Capacitance  
Design (BGA2)



## Examples of How Many Discrete Caps Can be Replaced per Board Area

<b>Design</b>	<b>Board Layers</b>	<b>No. of 3M ECM Power-Ground Cores</b>	<b>Approx. Board Area (in<sup>2</sup>)</b>	<b>Total No. of Caps Removed</b>	<b>Caps Removed per sq in</b>
<b>EDC TV1</b>	<b>6</b>	<b>1</b>	<b>6</b>	<b>33</b>	<b>5.5*</b>
<b>OEM A</b>	<b>12</b>	<b>1</b>	<b>35</b>	<b>126</b>	<b>3.6</b>
<b>OEM B</b>	<b>10</b>	<b>2</b>	<b>17</b>	<b>73</b>	<b>4.3</b>
<b>OEM C</b>	<b>8</b>	<b>2</b>	<b>12</b>	<b>57</b>	<b>4.6</b>
<b>OEM D</b>	<b>14</b>	<b>2</b>	<b>121</b>	<b>529</b>	<b>4.4</b>
<b>OEM E TV</b>	<b>4</b>	<b>1</b>	<b>120</b>	<b>99</b>	<b>0.8*</b>
<b>OEM F</b>	<b>14</b>	<b>2</b>	<b>~100</b>	<b>443</b>	<b>~4.4*</b>

\*100% of decoupling caps removed

## Functionality/Power Bus Noise/EMI Test Results


Design	Discrete Cap. Removed (nF)	Functionality Testing	Power Bus Noise	EMI
EDC TV1*	<b>330</b> <i>33 x 0.01 uF</i>	Fully Functional	Much Improved (90 vs. 230 mV)	Somewhat Better
OEM A	<b>12,600</b> <i>126 x 0.1 uF</i>	Fully Functional	Not Tested	Not Tested
OEM B	<b>6,310</b> <i>62 x 0.1 uF; 11 x 0.01 uF</i>	Fully Functional	Not Tested	Similar
OEM C	<b>3,180</b> <i>29 x 0.1 uF; 28 x 0.01 uF</i>	Fully Functional (>2 yrs at 24/7)	Not Tested	Not Tested
OEM D	<b>52,900</b> <i>529 x 0.1 uF</i>	Fully Functional	Not Tested	Much Better (10-15 dB)
OEM D TV*	<b>1,600</b> <i>16 X 0.1 uF</i>	Fully Functional	Much Improved (20 vs. 120 mV)	Not Tested
OEM E TV*	<b>9,900</b> <i>99 X 0.1 uF</i>	Fully Functional	Much Improved (30 dB+)	Not Tested
OEM F*	<b>~35,000</b> <i>443 total (mostly 0.1 uF)</i>	Fully Functional	Not Tested	Not Tested

\*100% of decoupling caps removed

# Summary

- **Surface mounted discrete capacitors are usually ineffective above several hundred MHz**
- **3M embedded capacitance power-ground cores can replace a large number of discrete decoupling capacitors from the board surface**
- **Results to-date suggest:**
  - **Typically ~75% of discrete decoupling capacitors can be removed**
  - **Typically ~5 decoupling caps per square inch can be removed**
  - **Only 1 – 10% of the amount of SMT capacitance removed is needed due to lower inductance**
  - **Even when large quantities of SMT caps are removed, electrical performance is still improved**

# PCB Compatibility and Reliability




# PCB Processing - 1

- **Compatible with all standard rigid/flex PCB processing (includes laser drill, plasma desmear and alternative oxides)**
- **Material handling is most significant issue (compares to bare 2 ounce copper)**
- **A sequential lamination process is recommended**
  - **Pattern 1<sup>st</sup> side copper**
  - **Laminate patterned side to another layer of prepreg**
  - **Pattern 2<sup>nd</sup> side copper**
- **If a sequential lamination process is utilized, there are no design limitations**

# PCB Fabrication Results

- Processing steps:
  - print and etch one side
  - high-pot test
  - post-etch punch
  - oxide
  - lamination into subpart
  - print and etch second side
  - oxide
  - lamination of subpart into parent part




Etched C-Ply layer for Sun test board.




# PCB Fabrication Results

- Lessons learned:
  - conveyORIZED equipment with thin core handling capability helpful
  - scaling is challenging since non-reinforced C-Ply tends to move with adjacent materials
  - once scaling values are determined, they tend to remain consistent
  - C-Ply laser drilled easily
  - may be necessary to compensate for capacitor charging time during electrical test

# PCB Fabrication Results



Two 3M Embedded  
Capacitor laminate cores  
separated by an FR406  
core.



Microvias in test board.

# PCB Processing - 2

- Typically 1 or 2 cores of material are used in a board stack up
- Typical locations in stack up are middle (one core) and layers 2/3 and n-1/n-2 (2 cores)
- Compatible with all common laminate/prepreg materials
  - Low and high Tg FR-4 (Epoxy-Glass)
  - BT/Epoxy
  - Nelco 4000-13/4000-13SI
  - PPO/Epoxy (Megtron/Getek®)
  - Embedded Resistor Materials
  - Polyimide Film (Kapton®)
  - Thermount® (Polyimide)
  - Polyimide-Glass\*
  - Rogers 4450 and 4003
  - Gore Microlam™ 630
  - APPE


\*May not be compatible with prepregs that have max cure temp of >200C



## PCB Fab, Assembly and OEM Acceptance

- Many PCB fabricators have successfully fabricated numerous prototype and production lots
  - Over 90 PCB fabs have used the material to-date
  - Used by PCB fabs in at least 14 countries to-date (including many in Asia)
  - Material has been used in backplanes, daughter cards and modules, IC packaging and flex circuits
  - Board layer counts from 2 to over 40
  - Boards have been built for military/aerospace, telecom, computer, portable, IC packaging, automotive, medical, ATE market segments
  - Many boards have been assembled with a lead free process including those with 260C or higher peak temperatures

# PCB Fabrication and OEM Acceptance





# Environmental Testing Summary

<i>Test</i>	<i>Property</i>	<i>Result</i>
<b>High Temp</b> (125°C/50V)	Capacitance Dissipation Factor (D.F.)	No Change (1000 hrs)
<b>Thermal Cycle</b> (-55/125C)	Capacitance/D.F.	No Change (2000 cycles)
<b>Thermal Shock</b> (-40C/125C)	Capacitance	No Change (1000 cycles)
<b>TMA (T260)</b>	Life	>5 minutes
<b>THB</b> (85C/85% RH/15 V)	Life Capacitance D.F.	>1000 hrs 10-15% Increase* 0.4% to 0.9% *
<b>ESD</b> (2-8 kV)	Capacitance/D.F.	No change
<b>Bend Test</b>	Capacitance/D.F.	No change (200 cycles)
<b>Multiple Reflow</b> (250C; 3X)	Capacitance	No change
<b>Solder Float (288C; 3X and 6X respectively)</b>	Capacitance/D.F PTH Quality.	No change Pass (MIL-PRF-31032)

\*Returned to pre-test level after bake


# UL Testing/RoHS

- UL recognition

<i>Test</i>	<i>Property</i>	<i>Result</i>
<i>Laminate</i>	Flammability	94V-0
<i>Laminate</i>	Solderability Limits	288C/30 sec
<i>Laminate</i>	Relative Thermal Index	130C
<i>Board</i>	Flammability	94V-0
<i>Board</i>	Max Operating Temp	130C

- RoHS compliant
- Compatible with lead free assembly
- Does not contain bromine

# JEDEC Level 1 (Popcorn Test) on Patterned ECM Material



No blister after 3X JDEC260  
-Conditioning@ 85C/85%RH/170hrs

# Summary

- **Ultra thin embedded capacitance laminate material has been used for both embedded distributed (power-ground) and singulated capacitance in rigid and flexible boards and IC packaging to dramatically improve electrical performance, reduce EMI, reduce board size and eliminate discrete capacitors**
- **The 3M Embedded Capacitor Laminate Material has excellent reliability, even on high layer count boards that require lead free assembly**



# Key Contacts

**Joel Peiffer**  
**3M - St. Paul**  
**(651) 575-1464**  
**jspeiffer@mmm.com**

**Vishal Pahwa**  
**3M – Austin, TX**  
**(512) 984-7737**  
**vpahwa@mmm.com**

*For more information:*  
[http://www.3m.com/us/electronics\\_mfg/microelectronic\\_packaging/](http://www.3m.com/us/electronics_mfg/microelectronic_packaging/)