From Prototype to Production: New Guideline Helps Industry Design, Integrate and Scale Reliable E-Textile Systems

Global Electronics Association announces new next-generation guideline: Fundamentals and Best Practices for E-Textile System Development

The Global Electronics Association announces Fundamentals and Best Practices for E-Textile System Development, a new next-generation guideline that provides a structured framework for the design, testing and deployment of e-textiles systems.

As e-textiles increasingly move from prototype to production, development teams face unique challenges, requiring coordination among disciplines that often use different design approaches, terminology, performance expectations and test methods. Developed by a global group of industry experts, this guideline establishes a common technical foundation for e-textiles; covering materials selection, integration methods, interconnection approaches, reliability, testing, cybersecurity, and sustainability.

Meeting the Demands of Real-World Performance

The rapid growth of wearables and e-textiles is raising the stakes for product developers, making reliability, durability and manufacturability more critical than ever. Unlike conventional electronics, e-textile systems must survive stretching, repeated laundering, and exposure to perspiration, all while delivering reliable performance in applications ranging from consumer wearables to healthcare and aerospace. 

Without a clear decision-making framework, development teams risk unpredictable reliability issues, costly rework and extended time-to-market. The guideline translates these considerations into clear, actionable guidance, spanning from materials to validation, supported by real-world product examples across its 63 pages.

“E-textiles can't be considered a niche thing anymore. They are entering real supply chains, real regulatory environments, people's lives. The industry needs to grow in the best sense. It needs to have shared standards, knowledge and accountability as well as the language helping companies see sustainability, the most urgent and unresolved challenge, not as a constraint but as a quality signal. This guideline addresses this through design considerations that run through the material choices, integration methods and product architecture that enable products that are durable, maintainable and eventually recyclable” said Paula Veske-Lepp, professor at TTK University of Applied Science and lead contributor to this guideline.

A Practical Framework and Educational Resource 

Whether your background is in textiles, electronics or design, this guideline provides a practical, cross-disciplinary framework that supports every stage of e-textiles product development and commercialization. It serves as an educational resource for organizations seeking to better understand e-textiles technologies, bridging knowledge gaps between textiles and electronics industries.

Additionally, the guideline complements the Association's growing portfolio of IPC e-textiles standards, which includes wearables quality and reliability (IPC-8981), conductive yarns (IPC-8911), woven and knitted e-textiles (IPC-8921), printed electronics applications (IPC-8952 and IPC-8971) and more than 20 IPC Test Methods specific to e-textiles applications.

Availability

Fundamentals and Best Practices for E-Textile System Development is available for purchase now. Visit electronics.org to learn more about the guideline, listen to perspectives on it from trusted industry voices and purchase it for your organization’s library.

Design Process Flow - A Desk Reference Guide

Member Download (pdf)

This desktop reference guide describes how IPC’s printed board design standards integrate into a typical design workflow. It offers insights into common design practices and points out where to find detailed requirements and recommendations in the IPC standards library. While not exhaustive in technical depth, this document highlights key elements of the printed board design process and serves as a bridge between IPC standards and practical applications.

The printed board designer is responsible for understanding how to create designs in their ECAD environment and how those designs inform the subsequent processes in the electronics manufacturing pipeline. While this document presents these processes as discrete steps, the designer must remember that each phase is interdependent, as outputs from one stage feed into the next, requiring coordination between designers and various stakeholders such as fabrication, assembly, and testing teams. Integrating IPC standards at each stage of the design process can help ensure consistency, quality, and manufacturability while offering flexibility to accommodate various tools and platforms. By adhering to these standards, designers can achieve optimal performance while reducing manufacturing and product development risks.

Author(s)
Global Electronics Association
Resource Type
White Paper
Event
No Event

Global Electronics Association Releases IPC-1401B ESG Management System Standard

Update gives manufacturers a global standard to prove ESG performance to customers, investors and regulators

The Global Electronics Association has released IPC-1401B, Environmental, Social and Governance (ESG) Management System Standard, an updated industry standard that gives manufacturers a practical, scalable framework to demonstrate ESG performance to customers, investors, and regulators.

ESG requirements are no longer voluntary. Customers are demanding supply chain transparency. Investors are tying capital allocation to measurable sustainability performance. Regulators across the world, such as the EU Corporate Sustainability Reporting Directive (CSRD), are raising the compliance bar. Manufacturers without a verified, structured ESG management system face growing commercial, financial, and regulatory exposure. IPC-1401B provides that system. 

“Manufacturers are under growing pressure to demonstrate credible, measurable ESG performance across their operations and supply chains,” said Peter Zhou, lead sustainability expert at the Global Electronics Association’s IPC China office. “IPC-1401B gives manufacturers a practical, scalable framework to integrate ESG into the way they do business every day, strengthening governance, managing risk, and meeting evolving market expectations that are reshaping procurement and investment decisions.”

Developed through more than a decade of global collaboration, IPC-1401B was shaped by more than 400 committee members representing over 300 companies and 20+ industry associations. Global industry leaders including Foxconn, Huawei, Fujifilm, and ZTE have adopted and deployed IPC-1401 within their operations and supply chains. 

IPC-1401 enables manufacturers to:

  • Embed ESG into every business function – from marketing and procurement to R&D, logistics, and after-sales services
  • Manage supply chain risk by integrating ESG guidance across the value chain 
  • Strengthen accountability by aligning compliance, governance, and investor-grade transparency
  • Meet customer and investor requirements with a framework built to their needs
  • Support responsible products, services, and business conduct

IPC-1401B is designed to work with existing management systems, not replace them. It is fully compatible with ISO 14001, ISO 45001, ISO 37301, RBA, IFRS S1 and GRI, built on the ISO Plan-Do-Check-Act cycle and aligned with OECD due diligence guidelines. 

“As ESG requirements increasingly shape green products, green production, responsible procurement and sustainable investment, IPC-1401B offers manufacturers a timely tool to strengthen resilience, improve transparency, and support long-term competitiveness,” added Zhou.

To learn more or purchase IPC-1401B, visit the Global Electronics Association online store. 

PEDC 2025 Technical Conference Proceedings: The role of the digital twin concept in assessing and optimizing copper electroplating process performance

Member Download (pdf)

PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving - the addition of “dummy” pads across the surface that are plated along with the features designed onto the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make plating current and plating in the holes more uniform. Copper electroplating is crucial in PCB manufacturing, primarily because it reduces ground line impedance and voltage drop. The performance of the electroplating process directly affects the quality of the copper layer and related mechanical properties. In acid copper plating, achieving proper thickness distribution and surface uniformity without compromising metallurgical properties like elongation and tensile strength is challenging. Lowering the current density can help equalize copper thickness but significantly increases plating time, adversely affecting PCB throughput. Therefore, controlling process performance and the quality of the electroplated copper layer are vital aspects of PCB plating, which remains challenging even for experienced PCB manufacturers. Recognizing plating process performance in terms of copper layer coverage and thickness upfront adds significant value to process design and control. This paper explores the concept of automated copper thieving and the digital twin of the copper plating process in PCB manufacturing. These modern CAE tools facilitate the rapid assessment and mitigation of copper under- and over-plated surface areas, aligning closely with the principles of smart manufacturing.

Author(s)
Aga Franczak, Robrecht Belis
Resource Type
Technical Paper
Event
PEDC 2025

PEDC 2025 Technical Conference Proceedings: Study on Resonance Mitigation in Metallic Shielding for Integrated Circuits

Member Download (pdf)

Inherent cavity resonant modes often lead to significant degradation of shielding effectiveness, responsible for unwanted 8 electromagnetic coupling. Cavity resonant modes of the metal shielding enclosure can produce two adverse problems: the mutual coupling among different RF modules and shielding effectiveness reduction of the metal enclosure. The cabinets serve to shield certain components from electromagnetic interference (EMI), however these cavities present some resonance peaks at 5 GHz, making it impossible to use them at higher frequencies. By incorporating absorber sheets inside the lid of the cabinet these resonances are attenuated or even eliminated, allowing the use of the cabinets as a protective element in PCB at higher frequencies. In this study, it has been calculated theoretically, simulated using commercial EM field solver and tested in laboratory in different cabinets to find their resonance frequencies, as well as tested incorporating a ferromagnetic material inside them to see if this can help to attenuate the effect of resonances. In addition, thermal simulations and laboratory tests have been carried out to prove that this material can have a dual function as a resonance attenuator and as an element to direct the heat flow from inside the cabinet to the outside. The calculated, simulated and tested data in most cases differ between one to seven percent error and a significant reduction in resonances has been demonstrated. Extending the frequency range of these cavities will make a difference for IoT applications, 5 G and future functionalities that require the use of a higher frequency range.

Author(s)
Maria Cuesta Martin, Victor Martinez, Vidal Gonzalez Aguado
Resource Type
Technical Paper
Event
PEDC 2025