In technology tendency,signal integrity performance gets more critical upon today’s higher signal transmission speed and quantity demand in every field of applications such as computer CPU and GPU chipset levels,system operation frequency and a variety of communication bus and cable like PCIexpress,SATA II and AGP bus for computer system. Signal communication speed will shift from 5~10Gbps range up to ~25Gbps depending on applications. Here we propose a simplified,easy and stable PCB wide bandwidth electrical properties extraction methodology over 20GHz to evaluate and to measure print circuit board’s electrical performance and its variation over environmentalparameters,process parameters,like temperature,moisture,thermal cycling and stress. The method is based on the theory of microwave measurement calibration and in-plane stripline mathematical model and integrated with instrument control interface technology. It’s using a simple two single-end or two differential pair in different length circuit traces without regular full SOLT,TRL calibration circuits or others disc structures. Measuring these two lines scattering parameters under desired conditions like temperature at this case study,the purely traces insertion loss,characteristic impedance and Dk/Df of constructed material over frequency are extracted.

The electronics industry is driven by constant technological changes,which have brought improved innovative products to the marketplace. These advances have placed high demands on material performance,such as low dielectric constants (Dk),low loss tangent (Df),low moisture uptake and good thermal stability. Epoxy resins are an essential material of the electronic industry. [3] Significant enhancements of epoxy resins have been obtained through the use of PPE macromonomers. However,there is a limit on the performance that can be delivered from epoxy-based resins. Therefore,non-epoxy based dielectric materials are used to fulfill the need for higher capability. The focus of this paper is on the use of PPE macromonomers to enhance the performance of cyanate esters laminates.

The paper will propose to present a technology for the fabrication of Printed Circuit Boards (PCBs),used primarily in high-power RF/millimeter wave applications,which involves the use of a thermally engineering metalized layer with superior thermal characteristics and a ceramic-matched co-efficient of thermal expansion (CTE). The resulting PCBs allow the user to direct die-attach high-power RF die,such as GaA and GaN devices through a cavity in the outer core layer(s),directly to the thermal layer below; and then wire bond to the surface conductive layer. The thermal characteristics of the engineered material quickly and efficiently evacuate the significant heat generated by the die while CTE “anchors” the resulting PCB substrate assuring the reliability of the die-attach wire bonds.

Thermal management is a critical element in the design and manufacturing of printed circuit boards (PCBs) for a wide range of applications. Quite simply,heat can be destructive. The more effectively that heat is dissipated from a PCB,the better the opportunity for a long,reliable operating lifetime for that PCB. Attaching a heat sink to the PCB can be an important step in the thermal management process,and several methods are available for attachment,including sweat soldering,fusion bonding,mechanical press fit,and the use of thermally conductive adhesive. Each approach has strengths and weaknesses,although the use of thermally conductive adhesive may be the simplest procedure. A number of studies performed with Thermally and Electrically Conductive Adhesive (TECA) materials may help to shed some light on the benefits of using such thermally conductive adhesives,and these studies will be reviewed in three segments: fabrication techniques and testing,thermal performance,and electrical performance.

Pad cratering failure has emerged due to the transition from traditional SnPb to SnAgCu alloys in soldering of printed circuit assemblies. Pb-free-compatible laminate materials in the printed circuit board tend to fracture under ball grid array pads when subjected to high strain mechanical loads. In this study,two Pb-free-compatible laminates were tested,plus one dicy-cure non-Pb-free-compatible as control. One set of these samples were as-received and another was subjected to five reflows. It is assumed that mechanical properties of different materials have an influence on the susceptibility of laminates to fracture. However,the pad cratering phenomenon occurs at the layer of resin between the exterior copper and the first glass in the weave. Bulk mechanical properties have not been a good indicator of pad crater susceptibility. In this study,mechanical characterization of hardness and Young’s modulus was carried out in the critical area where pad cratering occurs using nano-indentation at the surface and in a cross-section. The measurements show higher modulus and hardness in the Pb-free-compatible laminates than in the dicy-cured laminate. Few changes are seen after reflow – which is known to have an effect -- indicating that these properties do not provide a complete prediction. Measurements of the copper pad showed significant material property changes after reflow.

Many opportunities exist for flexible circuits in high temperature applications (Automotive,Military,Aerospace,Oil and Gas). Flex circuits in these applications have been hindered by a lack of materials that can survive higher temperatures. Some materials,especially some thermoset adhesives,break down over time at higher temperature,becoming brittle or losing adhesion to copper. Polyimides tend to perform much better under high temperature. The other issue is the lack of good test methods to verify that flex materials can survive higher temperatures. Several methods for testing copper clad laminates exist but there are very few for coverlays and bondplies. We will discuss different test methods for measuring high temperature capability including the new IPC Service Temperature test. We will also report on test results for various flexible materials and our recommendations for the best flexible materials for high temperature applications. This will include development work on new flex materials for high temperature applications.

The use of microvias in Printed Circuit Boards (PCBs) for military hardware is increasing as technology drives us toward smaller pitches and denser circuitry. Along with the changes in technology,the industry has changed and captive manufacturing lines are few and far between. As PCBs get more complicated,the testing we perform to verify the material was manufactured to our requirements before they are used in an assembly needs to be reviewed to ensure that itis sufficient for the technology and meets industry needs to better screen for long-term reliability. The Interconnect Stress Testing (IST) protocol currently used to identify manufacturing issues in plated through holes,blind,or buried vias are not necessarily sufficient to identify problems with microvias. There is a need to review the current IST protocol to determine if it is adequate for finding bad microvias or if there is a more reliable test that will screen out manufacturing inconsistencies. The objective of this research is to analyze a large population of PCB IST coupons to determine if there is a more effective IST test to find less reliable microvias in electrically passing PCB product and to screen for manufacturing deficiencies. The proposed IST test procedure will be supported with visual inspection of corresponding microvia cross sections and Printed Wiring Assembly (PWA) acceptance test results. The proposed screening will be shown to only slightly affect PCB yield while showing a large benefit to screening before PCBs are used in an assembly. The test vehicles will be production-built hardware from multiple suppliers over a 4-year time period,of 2010 to 2014,of polyimide and epoxy constructions. Both 152-µmand 203-µmdiameter microvias will be reviewed. It will be shown that theinitialIPC-TM-650 Number 2.6.26 DC Current Induced Thermal Cycling Test,dated May 2001 default conditions were not sufficient to adequately screen for microvia manufacturing inconsistencies and that,with a few changes to the current testing,high-reliability product could be screened quickly for current technology.

This paper describes the purpose,methodology,and results to date of thermal endurance testing performed at the company. The intent of this thermal aging testing is to establish long term reliability data for printed wiring board (PWB) materials for use in applications that require 20+ years (100,000+ hours) of operational life under different thermal conditions. Underwriters Laboratory (UL) testing only addresses unclad laminate (resin and glass) and not a fabricated PWB that undergoes many processing steps,includes copper and plated through holes,and has a complex mechanical structure. UL testing is based on a 5000 hour expected operation life of the electronic product. Therefore,there is a need to determine the dielectric breakdown / degradation of the composite printed circuit board material and mechanical structure over time and temperature for mission critical applications. Thermal aging testing consisted of three phases. Phase I –A 500 hour pre-screen at four fixed temperatures following IEEE98 A.1 and UL746B 20A1(completed). Phase II –Short term aging for 1000 hours at four revised,fixed temperatures. Plated through hole reliability testing using IST and HATS was also completed. Phase III –Long term aging for 25,000 hours at five,revised fixed temperatures. This paper will discuss results of this testing to date

Advances in miniaturized electronic devices have led to the evolution of microvias in high density interconnect (HDI) circuit boards from single-level to stacked structures that intersect multiple HDI layers. Stacked microvias are usually filled with electroplated copper. Challenges for fabricating reliable microvias include creating strong interface between the base of the microvia and the target pad,and generating no voids in the electrodeposited copper structures. Interface delamination is the most common microvia failure due to inferior quality of electroless copper,while microvia fatigue life can be reduced by over 90% as a result of large voids,according to the authors’ finite element analysis and fatigue life prediction. This paper addresses the influence of voids on reliability of microvias,as well as the interface delamination issue. In a prior study,the authors investigated stress levels of copper-filled microvias with spherical voids of different sizes. Besides void size,void shape and microvia aspect ratio also affect the stress levels,and hence reliability of voided microvias. In this paper,stacked microvias with different void shapes and aspect ratios were modeled using finite element method. Stress distributions of these microvia models under cyclic thermal loading were examined to determine the effects of the voids on the reliability of microvias at different circumstances. The finite element modeling results demonstrated that conical voids resulted in higher stress levels in microvias than spherical voids of the same size. For the same void shape,larger voids increased the stress level,except for very small spherical voids which reduced the maximum stress in the microvias. To study the delamination issue,the very thin layer of electroless copper was simulated between the base of the microvia and the target pad. It is assumed that the delamination was due to fracture within the electroless copper layer. The fracture toughness parameter in terms of stress intensity factor was calculated under different initial crack length and thermal loading conditions to characterize the likelihood of the delamination.

As consumers become more reliant on their handheld electronic devices and take them into new environments,devices are increasingly exposed to situations that can cause failure. In response,the electronics industry is making these devices more resistant to environmental exposures. Printed circuit board assemblies,handheld devices and wearables can benefit from a protective conformal coating to minimize device failures by providing a barrier to environmental exposure and contamination. Traditional conformal coatings can be applied very thick and often require thermal or UV curing steps that add extra cost and processing time compared to alternative technologies. These coatings,due to their thickness,commonly require time and effort to mask connectors in order to permit electrical conductivity. Ultra-thin fluorochemical coatings,however,can provide excellent protection,are thin enough to not necessarily require component masking and do not necessarily require curing. In this work,ultra-thin fluoropolymer coatings were tested by internal and industry approved test methods,such as IEC (ingress protection),IPC (conformal coating qualification),and ASTM (flowers-of-sulfur exposure),to determine whether this level of protection and process ease was possible. The fluoropolymer coatings chosen for this test were created in a range of coating solids and application thicknesses (100 nm to 30 µm). Being a solution,these coatings were easy to apply by either vertical dip or atomized spray methods. In this study,it was found that both the application method and the thickness of the fluoropolymer coating played a significant role in the level of corrosion resistance and water/vapor repellency results. The data generated demonstrates a general correlation of how thick an ultra-thin fluoropolymer coating must be in order to achieve certain levels of protection.